|
|
10b8878279
|
fix naming of factories
|
2020-07-08 15:10:26 +02:00 |
|
|
|
6c225c8fae
|
update VILLAScommon submodule
|
2020-06-15 21:21:05 +02:00 |
|
|
|
8b7bbe27c6
|
refactor: whitespaces for references
|
2020-06-14 22:03:50 +02:00 |
|
|
|
6b3164dd26
|
refactor IpNode and IpCore class names
|
2020-06-12 00:05:03 +02:00 |
|
|
|
91f9000038
|
unit-tests: allow FPGA configuration to provided via env var
|
2020-06-11 16:09:58 +02:00 |
|
|
|
c906116d86
|
update to latest VILLAScommon submodule
|
2020-06-11 14:20:33 +02:00 |
|
|
|
7409d2024d
|
add more copyright / license headers
|
2018-06-25 17:03:09 +02:00 |
|
Daniel Krebs
|
b01a50184c
|
kernel/vfio: port to C++
This commit is 1/2 of a series of patches and not working on its own.
|
2018-03-26 16:16:42 +02:00 |
|
Daniel Krebs
|
e66350dbf6
|
tests: minor fixes in logging
|
2018-02-14 07:28:25 +01:00 |
|
|
|
0aed1a1b12
|
tests: moved initialization of FPGA stuff to fpga.cpp
|
2018-01-31 15:11:13 +01:00 |
|
