daedbcdf08
The recommendation from design is to have bus width of dummy entry = bus width of address phase (whether this is 1, 2 or 4). This code will remain same irrespective of QEMU. Hence change the comment. Signed-off-by: Harini Katakam <harinik@xilinx.com> |
||
|---|---|---|
| .. | ||
| data | ||
| doc/html/api | ||
| examples | ||
| src | ||