Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-23 00:00:01 +01:00
Code Issues Releases Wiki Activity
6235 commits 177 branches 31 tags 76 MiB
Commit graph

6235 commits

This branch
This branch
All branches
Author SHA1 Message Date
KeVteL
f5d7b14735 Unit tests for the Python-Wrapper 
Signed-off-by: Kevin Vu te Laar <vu.te@rwth-aachen.de>
 2025-01-27 14:26:00 +01:00
KeVteL
fed466fd8d Change default Python-Wrapper Module install path. 
Default install Path is now /usr/in/<python-version>/lib-dynload.
It is useful for dynamic libraries (.so modules).
May consider building a Python Wheel.

Signed-off-by: Kevin Vu te Laar <vu.te@rwth-aachen.de>
 2025-01-27 14:26:00 +01:00
KeVteL
57cd42c85c Updated Wrapper Bindings: 
Added "Array" class to hold multiple samples and be able to use
node_read() and node_write() properly in python.
The "Array" class decref's samples stored automatically during setting
values in python or the object being destroyed.:

Included node.h properly so that the bindings can be linked to
libvillas.so.
Now functions, if not required to have a different
implementation use the node_capi.cpp implementations directly.

Removed unnecessary type-casting functions.

node_new() checks for whether or not a name is provided and creates a
node accordingly.

fixed a memory leak in node_to_json_str().

node_to_json() and node_to_json_str(), right now do the same.
To do: update node_to_json() to return the type that would be returned
by the python json library.

Signed-off-by: Kevin Vu te Laar <vu.te@rwth-aachen.de>
 2025-01-27 14:26:00 +01:00
KeVteL
dfbd24e4f2 sorted subdirectories 
Signed-off-by: Kevin Vu te Laar <vu.te@rwth-aachen.de>
 2025-01-27 14:26:00 +01:00
KeVteL
5bc63f7524 Python-Wrapper added 
Necessary changes to integrate the python wrapper into the existing
build system. Added the python wrapper Code.

Testing the build and functionality still has to be done.

Signed-off-by: KeVteL <k-telaar@t-online.de>
Signed-off-by: Kevin Vu te Laar <vu.te@rwth-aachen.de>
 2025-01-27 14:26:00 +01:00
KeVteL
320e586fe7 Bugfix node.cpp 
logic error

throws error if json_t *json is a json object
should throw an error if that *json weren't a valid json_object

Signed-off-by: KeVteL <61628757+KeVteL@users.noreply.github.com>
Signed-off-by: KeVteL <k-telaar@t-online.de>
Signed-off-by: Kevin Vu te Laar <vu.te@rwth-aachen.de>
 2025-01-27 14:26:00 +01:00
Pascal Bauer
23af32d25e add get method getNumberIrqs() 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-09-25 15:15:24 +02:00
Pascal Bauer
83e95f88a5 Refactor: change namespace pci to devices 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-08-30 12:23:02 +02:00
Pascal Bauer
c41f91f1ca refactor: rename DeviceList to PciDeviceList 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-08-30 12:23:02 +02:00
Pascal Bauer
7ec6b44550 update codeowner 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-08-30 12:23:02 +02:00
Pascal Bauer
975c02dc7d Refactor: rename pci class to pci_device 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-08-30 12:23:02 +02:00
Pascal Bauer
91b541943e Refactor: Move pci to devices/pci_device 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-08-30 12:23:02 +02:00
Philipp Jungkamp
40440f2466 ethercat: Shuffle includes to fix failing Nix builds 
Signed-off-by: Philipp Jungkamp <p.jungkamp@gmx.net>
 2024-08-28 23:20:52 +02:00
Niklas Eiling
6697e2eb72 Protobuf: Remove include dependency on generated header 
This allows easier reuse of ProtobufFormat.

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-27 06:44:47 +02:00
Niklas Eiling
18cdd2a636 protobuf: Clean up CMakeLists 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Niklas Eiling
7e1bad3590 fpga: Use float accessor for reading and writing floats 
This fixes breaking strict aliasing rules.

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Niklas Eiling
48189b1aaa protobuf: Install villas.pb-c.h to include/villas/formats 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Niklas Eiling
36687d6af4 fpga: fix debug output 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Niklas Eiling
8df05c3c71 lib/formats: install protobuf header 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Niklas Eiling
b52f445a52 fpga: handle receving more data than size of configured signals 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Niklas Eiling
97fccd604d PCIeCard: load correct kernel module 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Niklas Eiling
eeeb9b1d7b dino: fix wrong copyright notice in dino.cpp 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Niklas Eiling
9b79c16fb3 fpga: make FPGA support sending and receiving integers 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-26 10:09:01 +02:00
Steffen Vogel
0582a27ee0 fix: Remove dead code from iec61850 SV node-type 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-08-21 12:41:07 +02:00
Steffen Vogel
90ce4a0fe7 fix(iec61850-9-2): Fix Sampled Values node-type for NEIS paper 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-08-13 13:26:08 +02:00
Steffen Vogel
6bd42af4e0 nix: Update Flake inputs 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-08-13 13:12:47 +02:00
IgnoreWarnings
4d062d7098 minimize container requirements 
Signed-off-by: IgnoreWarnings <pascal.bauer@rwth-aachen.de>
 2024-08-09 09:14:47 +02:00
IgnoreWarnings
2bc2eaed28 ensure loading of vfio modules 
Signed-off-by: IgnoreWarnings <pascal.bauer@rwth-aachen.de>
 2024-08-09 09:14:47 +02:00
Niklas Eiling
f25e1dd689 log: fix undefined intitialization order of static objects. fixes #799. 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-05 14:57:13 +02:00
Pascal Bauer
2d9bb26847 make "getOrAttachGroup" public 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-08-05 10:15:06 +02:00
Pascal Bauer
74155d9685 add optional indicator 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-07-31 11:54:16 +02:00
Pascal Bauer
9e89ba32c2 make baseaddress optional, remove debug output 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-07-31 11:54:16 +02:00
Pascal Bauer
e6524f944f ignore type errors 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-07-29 16:14:26 +02:00
Pascal Bauer
81cb364d1f add module "dinoif_fast_nologic" 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-07-29 16:14:26 +02:00
Niklas Eiling
5f44e16ced fpga: remove dead code and improve comments in Dino IP 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
739f8fd0a8 sample: fix sample_data_remove moving too much memory 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
365bdd6288 dp hook: fix converted signals being inserted at the wrong position 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
7128da24c3 fpga: make dma able to handle sequence numbers generated in the FPGA 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
64058be78f dp hook: make it an error when window size is 0 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
136d033cd3 fpga: fix dino setting wrong offset value to float converter 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
d2c1f55f21 fpga: fix timestep being hardcoded 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
675c489126 fpga: switch to float accessor for writes 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
7991d31393 fpga/dino: add and set new registers 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Pascal Bauer
f364db1748 add parsing for baseaddress 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-07-29 11:29:03 +02:00
Pascal Bauer
81f8981783 add member and getter for baseaddress 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-07-29 11:29:03 +02:00
Pascal Bauer
54796d11b2 removed void indicator 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-06-27 09:54:58 +02:00
Pascal Bauer
80fa0429dd change name of "parseVLNV" to "parseIpIdentifier" 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-06-27 09:54:58 +02:00
Pascal Bauer
ba92d5447f add linebrakes 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-06-27 09:54:58 +02:00
Pascal Bauer
f79f7f4ca7 refactor make 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-06-27 09:54:58 +02:00
Pascal Bauer
7d37c56947 move ip initialization into function 
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
 2024-06-27 09:54:58 +02:00