1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-16 00:00:02 +01:00
Commit graph

6103 commits

Author SHA1 Message Date
037bfcb81e fix initialization errors 2020-07-01 17:07:17 +02:00
e21a08e290 tests: fix unit tests 2020-07-01 17:07:16 +02:00
cdf1819def 2020-07-01 17:07:16 +02:00
747ce08684 update VILLAScommon submodule 2020-07-01 17:07:16 +02:00
437d699aa8 update VILLASfpga submodule 2020-07-01 17:07:16 +02:00
8c01a7914f config: and WIP version of env subsitution and include directives 2020-07-01 17:07:16 +02:00
a5bc8eb90f fpga: first compiling code of fpga support 2020-07-01 17:07:16 +02:00
f8850b4110 refactor: improve code-style 2020-07-01 17:07:16 +02:00
e341b7c0dc fpga: update CMakeLists 2020-07-01 17:07:16 +02:00
942aff3c59 cmake: several smaller improvements 2020-07-01 17:07:15 +02:00
f8d96ada55 avoid unnecessary includes 2020-07-01 17:07:15 +02:00
96c55711da plugin: use new plugin code from VILLAScommon 2020-07-01 17:07:15 +02:00
0ed67d6b2d fpga: add libxil to deps.sh 2020-07-01 17:07:15 +02:00
8cec6edeef fpga: add submodule 2020-07-01 17:07:15 +02:00
44fc7ccfb3 common: fix submodule url 2020-07-01 17:07:15 +02:00
5859364ad1 cmake: add rt lib to interface libraries 2020-07-01 14:36:18 +02:00
c4fe7e4b07 update libxil submodule 2020-06-15 22:49:43 +02:00
ba9d670d4b cmake: make unit-tests optional 2020-06-15 22:49:19 +02:00
e3cfc26673 Merge branch 'refactoring' into 'master'
Refactoring

See merge request acs/public/villas/fpga/fpga!11
2020-06-15 22:12:35 +02:00
7e2365bfa0 ci: update CI config 2020-06-15 22:09:18 +02:00
031311ba95 docker: add missing deps 2020-06-15 21:45:50 +02:00
a935a5856a docker: add mising ssl headers 2020-06-15 21:29:46 +02:00
2700493f2f docker: fix location of FEIN e.V. repo 2020-06-15 21:25:55 +02:00
c5e3d3dd4a node: add connect() with reverse path 2020-06-15 21:21:16 +02:00
6c225c8fae update VILLAScommon submodule 2020-06-15 21:21:05 +02:00
74f55fa98c refactor: more code-style improvements 2020-06-15 21:08:49 +02:00
cc456b6525 refactor: no namespace scopes in source files 2020-06-14 22:12:41 +02:00
d938bd95b1 cmake: fixups for inclusion into VILLASnode 2020-06-14 22:11:58 +02:00
a9f9dc4a37 refactor: no namespace scoeps in source files 2020-06-14 22:11:26 +02:00
8b7bbe27c6 refactor: whitespaces for references 2020-06-14 22:03:50 +02:00
e86a291dfd update VILLAScommon submodule 2020-06-12 00:08:04 +02:00
6b3164dd26 refactor IpNode and IpCore class names 2020-06-12 00:05:03 +02:00
7c92a30ab4 several cleanups and bugfixes 2020-06-11 23:55:05 +02:00
bb8a711f02 use new getter for graph 2020-06-11 23:40:12 +02:00
1af96b20e4 pipe: use correct DMA instance 2020-06-11 19:02:49 +02:00
b7e5bfead2 harmonize codestyle 2020-06-11 18:38:46 +02:00
3f1ab8e862 use new vlnv id for aurora_axis 2020-06-11 18:19:28 +02:00
77b55f65f7 use new plugin mechanism 2020-06-11 18:19:03 +02:00
91f9000038 unit-tests: allow FPGA configuration to provided via env var 2020-06-11 16:09:58 +02:00
cc1d1d4298 plugin: fix lookup 2020-06-11 16:01:42 +02:00
86f8997b05 gpio: add new IP for AXI programmable GPIO 2020-06-11 15:58:02 +02:00
d5b1012b75 intc: fix name of register space 2020-06-11 15:57:05 +02:00
6882e9d418 harmonize code-style with VILLAScommon/node 2020-06-11 14:26:38 +02:00
c906116d86 update to latest VILLAScommon submodule 2020-06-11 14:20:33 +02:00
3b28eea7d2 aurora_axis: add two functions to reset counters and configure loopback mode 2020-06-11 13:08:42 +02:00
1596208bb6 aurora_axis: dump frame counters 2020-06-11 13:01:44 +02:00
3d15323376 aurora_axis: harmonize with HDL changes 2020-06-11 13:01:27 +02:00
bab9e22fdb update submodule urls 2020-06-11 12:37:53 +02:00
e077285d98 update VILLAScommon submodule 2020-06-08 04:03:18 +02:00
daeb0820ee smaller bug fixes 2020-06-08 04:03:07 +02:00