daniel-k
|
f94476b716
|
ip/node: rename OtherIpNode to StreamPort and other to to
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
4d3e4dd931
|
ips: make irqs a list
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
79f37ce352
|
ips/switch: add C++ implementation of switch
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
12024d53e5
|
lib/ip-node: add IpNode class, IpCore which has streaming ports
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
f3f0f4d630
|
lib/ip: pass ip core by reference to factory instead of unique_ptr
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
9676a9535d
|
lib/ip: re-add IRQ to IpCore
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
ab183d2111
|
lib/ip: flip output of IpIdentifier (name first, VLNV second)
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
c105f1c925
|
lib/ip: remove unused includes and replace pragma by include guard
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
a5b5e317d4
|
wip implementing dependency parsing and proper memeory handling
works and compiles so for. next is to implement different IP interfaces
(Model, Interface, DataMover, Infrastructure, ...)
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
61ca7aa44f
|
fpga/ip: add C++ timer implementation
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
e590d1a350
|
add namespace villas::fpga and villas::fpga::ip and some renaming
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
b0e55e6fb2
|
current wip implementing card, many changes in ip too
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
2bf8bf93bd
|
ips/intc: remove configureJson() method because not needed
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
a194f8d0b2
|
plugin: require name and add method to dump list
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
7d883089c2
|
lib/card: copy C->C++ and just make it compile
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
e735c7e248
|
make linking of the lib work by using old C-symbols until replaced
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
5d4040aded
|
first port to C++ of plugin and fpga ip infrastructure
|
2018-01-10 11:02:08 +01:00 |
|
daniel-k
|
f0c089f719
|
simple renames to not use reserved names
|
2018-01-10 11:02:08 +01:00 |
|
|
c3164e93ef
|
imported source code from VILLASfpga repo and made it compile
|
2017-11-21 21:31:08 +01:00 |
|