stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity
649 commits 3 branches 7 tags 76 MiB
Commit graph

649 commits

This branch
This branch
All branches
Author SHA1 Message Date
Rohit Consul
1de32ec506 v_vscaler: Added new driver 
HLS generated driver along with manually written layer 2. Driver
tcl update is pending

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-06-09 16:25:54 +05:30
Rohit Consul
53e26fcadc v_hscaler: Added new driver 
HLS generated driver along with manually written layer 2. Driver
tcl update pending

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-06-09 16:25:53 +05:30
Rohit Consul
a88d54eb11 v_deinterlacer: Added new driver 
HLS generated driver along with manually written layer 2. driver
tcl update pending

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-06-09 16:25:52 +05:30
Rohit Consul
c9796ae1ff v_csc: Driver for CSC core 
HLS generated Layer 1 driver for csc core along with
manually written layer 2. Pending update of driver tcl

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-06-09 16:25:51 +05:30
Kinjal Pravinbhai Patel
4baf4b5e6e bsp: a53: added src files for cortex-a53 32bit mode 
Signed-off-by: Kinjal Pravinbhai Patel <patelki@xilinx.com>
 2015-06-08 12:07:35 +05:30
Kinjal Pravinbhai Patel
6b6e985817 bsp: r5: removed xmpu, slcr, xppu header files from cortexr5 folder 
This patch removes xmpu, slcr, xppu header files from cortexr5 folder
and standalone tcl has been modified to copy the header files from
cortexa53/includes_ps. Makefile has been modified to include the
header files in include folder while compilation

Signed-off-by: Kinjal Pravinbhai Patel <patelki@xilinx.com>
 2015-06-08 12:07:33 +05:30
Kinjal Pravinbhai Patel
9b5cb9a6de bsp: a53: rearranging the Cortex A53 folder structure 
This patch creates folder 64bit to accomodate cortex-a53 64bit
mode BSP files and creates another folder includes_ps for
xmpu, xppu, slcr header files. It also changes the standalone tcl to
reflect the necessary changes

Signed-off-by: Kinjal Pravinbhai Patel <patelki@xilinx.com>
 2015-06-08 12:07:32 +05:30
Kinjal Pravinbhai Patel
b2f279c410 bsp: a53: added interrupt IDs for RTC 
This patch modifies xparameters_ps.h to include RTC interrupt IDs

Signed-off-by: Kinjal Pravinbhai Patel <patelki@xilinx.com>
 2015-06-08 12:07:30 +05:30
Kinjal Pravinbhai Patel
f6ab7e5199 bsp: r5: added interrupt IDs for RTC 
This patch modifies xparameters_ps.h to include RTC interrupt IDs

Signed-off-by: Kinjal Pravinbhai Patel <patelki@xilinx.com>
 2015-06-08 12:07:30 +05:30
Kinjal Pravinbhai Patel
54eda83e22 bsp: deprecated the older version 5.1 and created new minor vesion 5.2 
<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns:m="http://schemas.microsoft.com/office/2004/12/omml" xmlns="http://www.w3.org/TR/REC-html40">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
<meta name="Generator" content="Microsoft Word 15 (filtered medium)">
<style><!--
/* Font Definitions */
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0in;
	margin-bottom:.0001pt;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
a:link, span.MsoHyperlink
	{mso-style-priority:99;
	color:#0563C1;
	text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
	{mso-style-priority:99;
	color:#954F72;
	text-decoration:underline;}
span.EmailStyle17
	{mso-style-type:personal-compose;
	font-family:"Calibri",sans-serif;
	color:windowtext;}
.MsoChpDefault
	{mso-style-type:export-only;
	font-family:"Calibri",sans-serif;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
	{page:WordSection1;}
--></style><!--[if gte mso 9]><xml>
<o:shapedefaults v:ext="edit" spidmax="1026" />
</xml><![endif]--><!--[if gte mso 9]><xml>
<o:shapelayout v:ext="edit">
<o:idmap v:ext="edit" data="1" />
</o:shapelayout></xml><![endif]-->
</head>
<body lang="EN-US" link="#0563C1" vlink="#954F72">
<div class="WordSection1">
<p class="MsoNormal">Hi,<o:p></o:p></p>
<p class="MsoNormal"><o:p>&nbsp;</o:p></p>
<p class="MsoNormal">I have attached standalone BSP patch for deprecating the older version and creating a new version as it is a big patch<o:p></o:p></p>
<p class="MsoNormal">It is located at <o:p></o:p></p>
<p class="MsoNormal">/proj/epdsw2/kinjal/2015.2/0001-bsp-deprecated-the-older-version-5.1-and-created-new<o:p></o:p></p>
<p class="MsoNormal"><o:p>&nbsp;</o:p></p>
<p class="MsoNormal">Regards,<o:p></o:p></p>
<p class="MsoNormal">Kinjal<o:p></o:p></p>
<p class="MsoNormal"><o:p>&nbsp;</o:p></p>
</div>
</body>
</html>

From 256718ca92a9b3407cac916c7c5c3ab048488aaa Mon Sep 17 00:00:00 2001
From: Kinjal Pravinbhai Patel <patelki@xilinx.com>
Date: Thu, 28 May 2015 17:10:25 +0530
Subject: [EMBEDDEDSW PATCH 1/6] bsp: deprecated the older version 5.1 and created new minor vesion 5.2

Signed-off-by: Kinjal Pravinbhai Patel <patelki@xilinx.com>
 2015-06-08 12:07:28 +05:30
P L Sai Krishna
b9158b38d7 qspipsu: Renamed v1.1 as v1.0 
This patch renames v1.1 as v1.0 and removed all 1.1
instances inside driver.

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-06-04 15:52:00 +05:30
P L Sai Krishna
d10ca2f749 qspipsu: Deleted v1.0 
This patch deletes qspipsu v1.0

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-06-04 15:51:55 +05:30
P L Sai Krishna
01c429ca1a xilisf: Modified the check in flash read APIs for parallel case. 
This patch modifies the check for whether bank crossover
in flash read functions for parallel case. This will fix
the bug where wrap around occurs to the top of flash when
reading very bottom..

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-06-04 13:09:43 +05:30
P L Sai Krishna
dbff6b1fe4 xilisf: Created new minor version. 
This patch deprecates the xilisf_v5_2 and created new
minor version xilisf_v5_3.

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-06-04 13:09:42 +05:30
Soren Brinkmann
159e188d9d xilpm: Remove useless assignments from enum declarations 
Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
 2015-06-03 18:40:00 +05:30
Soren Brinkmann
69bae79a14 xilpm: Expand 'req' to 'request' 
To avoid confustion between request vs requirement, spell them out.

Scripted change:
  find -type f -name "*.[chS]" -exec sed -i -e 's/PM_REQ_WAKEUP/PM_REQUEST_WAKEUP/g' -e 's/PM_REQ_SUSPEND/PM_REQUEST_SUSPEND/g' -e 's/PM_REQ_NODE/PM_REQUEST_NODE/g' -e 's/REQ_ACK_NO/REQUEST_ACK_NO/g' -e 's/REQ_ACK_BLOCKING/REQUEST_ACK_BLOCKING/g' -e 's/REQ_ACK_CB_STANDARD/REQUEST_ACK_CB_STANDARD/g' -e 's/REQ_ACK_CB_ERROR/REQUEST_ACK_CB_CERROR/g' -e 's/IPI_BUFFER_REQ_OFFSET/IPI_BUFFER_REQUEST_OFFSET/g' -e 's/XPm_ReqSuspend/XPm_RequestSuspend/g' -e 's/XPm_ReqWakeUp/XPm_RequestWakeUp/g' -e 's/XPm_ReqNode/XPm_RequestNode/g' '{}' ';'

Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
 2015-06-03 18:40:00 +05:30
Jyotheeswar Reddy
e4671ddd37 cpu_v2_3: Generate compiler flags for psu_microblaze 
Compiler flags for psu_microblaze BSP, based on HW IP parameters, are not being generated by HSI. This is being done for normal microblaze by an unknown entity in the build flow and the same is being figured out. However the same flags can be generated by using cpu tcl and this work-around is implemented here.

Signed-off-by: Jyotheeswar Reddy <jyothee@xilinx.com>
 2015-06-03 12:49:13 +05:30
Jyotheeswar Reddy
04f5a3cfbf cpu_v2_3: Generate parameters specifically for psu_microblaze 
PMU Microblaze related parameters are generated into xparameters.h based on the IP parameters.
This tcl generates parameters with prefix XPAR_MICROBLAZE so that they can be used with generic microblaze bsp/drivers.
Clock frequency param is also generated based on C_FREQ param of psu_microblaze IP.

Signed-off-by: Jyotheeswar Reddy <jyothee@xilinx.com>
 2015-06-03 12:49:12 +05:30
Rohit Consul
7e056740a6 video_common: Textual aligment on ReportStreamInfo API 
Aligned the stream info prints on UART to make them
consistent and readable

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-05-29 12:12:12 +05:30
Rohit Consul
96929a7703 video_common: Fixed search algo for resolution less than supported 
check for boundary case when mid=0 before decrementing

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-05-29 12:12:11 +05:30
Rohit Consul
cfe280bd79 video_common: Modify timing table 
Added 4K2k 50Hz
Updated sync polarities for some of the timing

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-05-29 12:12:10 +05:30
Rohit Consul
2e6b879118 video common: Changed version in mdd 
Updated mdd with new version number

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-05-29 12:12:08 +05:30
Rohit Consul
e64e1a68f9 video_common: Change version no to 1.1 
Update version to 1.1 from 1.0
Deprecate v1.0

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
 2015-05-29 12:12:07 +05:30
Shadul Shaikh
687df342d8 dual_splitter: Added example for driver 
Signed-off-by: Shadul Shaikh <shaduls@xilinx.com>
 2015-05-27 18:05:14 +05:30
Shadul Shaikh
16dd939afc dual_splitter: Added new driver Dual Splitter 
Signed-off-by: Shadul Shaikh <shaduls@xilinx.com>
 2015-05-27 18:02:20 +05:30
naga sureshkumar relli
784faa52e1 uartns550_v3_3: Updated the Modification History 
This patch updates the Modification history.

Signed-off-by: naga sureshkumar relli <nagasure@xilinx.com>
 2015-05-26 18:27:46 +05:30
P L Sai Krishna
6574c9ffbd spips_v3_0: Modified the SPI flash examples. 
This patch modifies the SPI flash examples to support for
Zynq Ultrascale MPSoC. In zynq we are selecting the hardware
using chip select 0 where as in Zynq Ultrscale MPSoC we have
to use chip select 1 to select the hardware and we are using
different interrupt id's for Zynq and Zynq Ultrascale MPSoC.

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-05-25 11:14:59 +05:30
Sarat Chand Savitala
97bbdf3d03 sw_apps:zynq_fsbl: Updated release version to 2015.2 
Updated release version from 2015.1 to 2015.2

Signed-off-by: Sarat Chand Savitala <saratcha@xilinx.com>
 2015-05-22 12:20:02 +05:30
Kedareswara rao Appana
3906016825 doc: update pdf for standalone bsp 
this patch updates the standalone bsp

Signed-off-by: Kedareswara rao Appana <appanad@xilinx.com>
 2015-05-22 11:35:21 +05:30
Kedareswara rao Appana
dd46e3ffe4 llfifo: doc: Update documentation 
This patch updates the doc for the driver.

Signed-off-by: Kedareswara rao Appana <appanad@xilinx.com>
 2015-05-21 11:10:33 +05:30
naga sureshkumar relli
db67e30577 canfd_v1_0: Update CanFd Data swaping issue when EDL is Zero. 
This patch updated the canfd Data swaping issue and updated the
AFRID and AFRMASK offsets to correct values.

Signed-off-by: naga sureshkumar relli <nagasure@xilinx.com>
 2015-05-20 12:04:50 +05:30
P L Sai Krishna
318320f485 devcfg_v3_3: Modified the index file. 
This patch modifies the index file for devcfg.

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-05-20 11:40:42 +05:30
Subbaraya Sundeep Bhatta
7691a7af63 sysmon: modify index.html for current version 
modified index.html for current driver version

Signed-off-by: Subbaraya Sundeep Bhatta <sbhatta@xilinx.com>
 2015-05-20 11:27:12 +05:30
Subbaraya Sundeep Bhatta
6c0c9aaf24 xadcps: modify index.html for current version 
modified inedx.html and copyright.

Signed-off-by: Subbaraya Sundeep Bhatta <sbhatta@xilinx.com>
 2015-05-20 11:23:01 +05:30
P L Sai Krishna
d9e7b7cf40 devcfg_v3_3: Updated the version in mdd file. 
This patch modifies the version number in mdd file.

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-05-19 16:05:49 +05:30
Subbaraya Sundeep Bhatta
2023ea582c xadcps: fix incorrect device config base address 
Modified to use correct device config base address

Signed-off-by: Subbaraya Sundeep Bhatta <sbhatta@xilinx.com>
 2015-05-18 16:02:16 +05:30
Subbaraya Sundeep Bhatta
1ca9de4bfb xadcps: Add new version 2.2 
Added new version 2.2 and deprecated 2.1

Signed-off-by: Subbaraya Sundeep Bhatta <sbhatta@xilinx.com>
 2015-05-18 16:02:16 +05:30
Nava kishore Manne
293c1f12e7 Thirdparty:sw_services:standalone drivers license changes 
Signed-off-by: Nava kishore Manne <navam@xilinx.com>
 2015-05-16 19:42:42 +05:30
Nava kishore Manne
1726f14574 lib:sw_apps:standalone drivers license changes 
Signed-off-by: Nava kishore Manne <navam@xilinx.com>
 2015-05-16 14:37:24 +05:30
Nava kishore Manne
1624cbc10e lib:bsp:standalone drivers license changes 
Signed-off-by: Nava kishore Manne <navam@xilinx.com>
 2015-05-16 11:52:35 +05:30
Kedareswara rao Appana
25909c6148 llfifo: Update Register offsets in AXI4 data path as per latest IP version 
This patch updates the register offsets in the AXI4 data path
as per latest IP version(v4.1).
The addresses are changed to accommodate increased data width.
With old address map and increased data width user had to generate AXI4 unaligned transactions.
Therefore, the address map was changed for ease of use in the IP.

Signed-off-by: Kedareswara rao Appana <appanad@xilinx.com>
 2015-05-16 09:10:56 +05:30
Kedareswara rao Appana
86997cfd31 llfifo: Add llfifo_v5_0 and Deprecate llfifo_v4_0 
Add llfifo_v5_0 deprecate llfifo_v4_0.

Signed-off-by: Kedareswara rao Appana <appanad@xilinx.com>
 2015-05-16 09:10:55 +05:30
Nava kishore Manne
398cbdc152 lib:sw_services:standalone drivers license changes 
Signed-off-by: Nava kishore Manne <navam@xilinx.com>
 2015-05-15 14:48:25 +05:30
Harini Katakam
19801ef984 xilffs: Card check only if card detect signal is present 
Check for card detection only if that signal is present
(based on HAS_CD macro)

Signed-off-by: Srinivas Goud <srinivas.goud@xilinx.com>
Signed-off-by: Harini Katakam <harinik@xilinx.com>
 2015-05-14 22:23:54 +05:30
Harini Katakam
2e8bfd71a8 xilffs: Add card check logic to support Zynq Ultrascale+ MPSoC 
Add card detection logic as per Zynq Ultrascale+ MPSoc specification.

Signed-off-by: Srinivas Goud <srinivas.goud@xilinx.com>
Signed-off-by: Harini Katakam <harinik@xilinx.com>
 2015-05-14 22:23:54 +05:30
P L Sai Krishna
ca1fb25835 xilffs_v3_1: Added new minor version. 
This patch add new minor version v3.1 and deprecates v3.0

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-05-14 22:23:54 +05:30
P L Sai Krishna
5c1e76fb33 qspipsu_v1_1: Modified the ByteCount requested for ReadId. 
This patch modifies the byte count requested for ReadId and
Flash Status.

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-05-14 22:08:48 +05:30
P L Sai Krishna
0eeddf5269 qspipsu_v1_1: Removed alignment for buffers. 
This patch removes the alignment for buffers except Rx data
buffer.

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-05-14 22:06:24 +05:30
P L Sai Krishna
fad3ad8375 qspipsu_v1_1: Less than 8 byte requests are done in IO mode. 
This does following things
1. For lees than 8 byte requests, done in IO mode.
2. One dummy GenFifo entry at the end in case of IO mode.
3. used memcpy while filling TxFifo.

Signed-off-by: P L Sai Krishna <lakshmis@xilinx.com>
 2015-05-14 22:06:23 +05:30
Sarat Chand Savitala
2374e5de1c sw_apps:zynqmp_fsbl: xilsecure library selection by default 
While creating new FSBL+BSP project, made xilsecure library
to be selected by default. This avoids compilation errors
when FSBL project is created.

Signed-off-by: Sarat Chand Savitala <saratcha@xilinx.com>
 2015-05-14 07:55:03 +05:30