4593f6c42f
dma: use virtual destructor
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2023-01-05 14:21:20 +01:00
53ddbe4e10
refactor registration of IP core drivers to be aligned with registration of VILLASnode formats and node-types
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2023-01-05 14:21:20 +01:00
Niklas Eiling
80af655ac5
make DMA ip unmap memory owned by itself
...
unmapping of the scatter gather attribute memory was done
after the DMA destructor was called, leading to Card trying to
unmap memory that was already freed.
This lead to crashing during cleaning up.
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2023-01-04 17:17:21 +01:00
Niklas Eiling
d818ecd365
node.hpp: remove unused struct
...
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2023-01-04 17:17:08 +01:00
Niklas Eiling
a818bc0b64
combine functionalities of binaries into a single one
...
combine what was previously achieved by the separate binaries
villas-fpga-xbar-select and villas-fpga-cat into a single new
binary villas-fpga-ctl. Here we can select crossbar connections
via command line parameters. To avoid regression there are shell
scripts providing the old functionalities directly.
Currently the villas-fpga-pipe functionality is not supported,
because we still need to implement stdin input and routing that
to the fpga.
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2023-01-04 17:16:35 +01:00
Pascal Bauer
2c7e9151e6
removed duplicate member already present in parent class
...
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
2022-12-19 15:47:36 +01:00
Pascal Bauer
f84651c1ae
removed unnecessary virtual
...
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
2022-12-19 15:47:36 +01:00
Pascal Bauer
327f343924
changed parameters to const refs
...
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
2022-12-19 15:47:35 +01:00
Pascal Bauer
00fa5094f9
pass constructor parameter as const ref for performance
...
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
2022-12-19 15:47:35 +01:00
dee5b2d81f
update Steffens mail address
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2022-12-14 17:44:17 +01:00
92ab5d078f
remove aliases for smart pointers and lists
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2022-12-07 19:04:47 +01:00
Niklas Eiling
03f8d0782e
Revert "core: move configuration of polling mode to parse()"
...
The changes lead to crashing because intc will not be configured
properly. Also revert removing configDone in ips/dma
This reverts commit 3b8949afe9
.
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2022-12-05 10:36:45 +01:00
4fb804ac44
ips: fix declarations of virtual member functions
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2022-12-05 09:36:42 +01:00
3b8949afe9
core: move configuration of polling mode to parse()
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2022-12-05 09:35:32 +01:00
09af6d9e88
refactor Core::configure() to Core::parse()
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2022-12-05 09:35:32 +01:00
0959809573
code style fixes
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2022-12-05 09:35:32 +01:00
14c7e57a8a
fix parsing of IP parameters
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2022-12-05 09:35:32 +01:00
Niklas Eiling
1fecb66fb3
bump common subrepo and use shared pointers for vfio::Container
...
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2022-12-05 09:31:37 +01:00
Niklas Eiling
74ad0783f6
bump common subrepo and use new interface
...
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2022-12-02 13:52:32 +01:00
Niklas Eiling
905d28d1e4
ips/dma: use destructor to reset DMA controller
...
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2022-12-02 13:52:31 +01:00
Niklas Eiling
0d0aae090d
add villas-fpga-xbar-select; improve DMA parameters in ips/dma
2022-11-29 14:51:54 +01:00
Niklas Eiling
f105b08144
clean up and comment ips/dma.cpp
2022-11-29 14:51:53 +01:00
Niklas Eiling
e029963839
move helper functions from villas-fpga-pipe into separate file
2022-11-29 14:51:53 +01:00
ba16653820
minor code-style fixes
2022-11-11 05:03:43 -05:00
Niklas Eiling
e4a469f99f
ips/dma: fix hasScatterGather using wrong member variable; Throw error used on unconfigured Dma
2022-11-11 04:53:58 -05:00
Niklas Eiling
bac0b7309a
add card config option "polling" to configure polling mode in IP cores; add json parsing of hwdef to dma IP core to replace hardcoded DMA settings.
2022-11-11 04:53:58 -05:00
Niklas Eiling
5acf4f96e9
ips/dma: acknowledge interrupts in DMA controller and correctly set coalescing parameter.
2022-11-11 04:53:58 -05:00
3f8a38adce
dma: first successful test with scatter gather
...
(Aurora IPs still broken?)
2022-10-28 11:32:01 -04:00
0dfffb94c4
dma: added second version of scatter-gather support
2022-10-28 08:18:24 -04:00
ab3cb2303b
minor code style and comment fixes
2022-10-28 08:17:26 -04:00
7e0848b7d5
dma: throw exception in makeAccesibleFromVA instead of returning bool
2022-10-28 08:16:58 -04:00
894460cd7b
intc: fix VLNV for Niklas' new bistream
2022-10-28 08:05:48 -04:00
2d21432a5f
aurora: fix names of AXI-S interfaces
2022-10-28 08:05:30 -04:00
0e0197a3be
fix coding style
2022-10-28 08:03:57 -04:00
7ccb23d8b4
remove old C code
2022-10-28 02:18:21 -04:00
72cfade589
dma: start implementing scatter-gather support
2022-10-27 06:02:45 -04:00
9ef01d068e
update year in copyright notices
2022-08-30 12:22:40 -04:00
fb824a82f9
cleanup of comments
2022-08-30 12:21:46 -04:00
5c68a22ffe
add new IP core for standard Xilinx Aurora cores
2022-08-30 12:21:46 -04:00
f2a1c78f96
harmonize logger names
2022-08-30 12:21:45 -04:00
49572d0a74
adapt to new plugin registry
2022-03-04 03:33:07 -05:00
e5545aa17e
emc: add initial code to flash FPGA bitstream via PCIe
2020-07-08 17:16:43 +02:00
08114652d6
emc: add stub IP
2020-07-08 15:20:05 +02:00
c5e3d3dd4a
node: add connect() with reverse path
2020-06-15 21:21:16 +02:00
6c225c8fae
update VILLAScommon submodule
2020-06-15 21:21:05 +02:00
74f55fa98c
refactor: more code-style improvements
2020-06-15 21:08:49 +02:00
8b7bbe27c6
refactor: whitespaces for references
2020-06-14 22:03:50 +02:00
6b3164dd26
refactor IpNode and IpCore class names
2020-06-12 00:05:03 +02:00
7c92a30ab4
several cleanups and bugfixes
2020-06-11 23:55:05 +02:00
bb8a711f02
use new getter for graph
2020-06-11 23:40:12 +02:00